

Please amend the claims as follows:

Sub  
B1  
A1

1. (Amended) A processor for reading instructions from a memory according to a program counter, and for executing the read instruction, the program counter including a first program counter and a second program counter, the first program counter indicating a storage position of a processing packet in the memory, the processing packet being made of an integer number of bytes, the storage position being a position corresponding to a byte boundary, the second program counter indicating a position of processing target instruction in the processing packet regardless of whether the position corresponds to a byte boundary, the processing target instruction being an operation to be executed by the processor.

Sub C1  
A2

11. (Amended) The processor of Claim 10, further including an instruction buffer for temporarily storing instructions; and instruction reading means for transferring instructions being made of an integer number of bytes from the memory to the instruction buffer, in accordance with available space in the instruction buffer but regardless of a size of a processing packet.